
#### Continue...: Dynamic Scheduling II



- Previously: dynamic scheduling
  - Insn buffer + scheduling algorithms
  - Scoreboard: no register renaming
  - Tomasulo: register renaming
- Now: add speculation, precise state
  - Re-order buffer
  - PentiumPro vs. MIPS R10000
- Also: dynamic load scheduling
  - Out-of-order memory operations

## Superscalar + Out-of-Order + Speculation

- Three great tastes that taste great together
  - CPI ≥ 1?
    - Go superscalar
  - Superscalar increases RAW hazards?
    - Go out-of-order (OoO)
  - RAW hazards still a problem?
    - Build a larger window
  - Branches a problem for filling large window?
    - Add control speculation

#### Speculation and Precise Interrupts

- Why are we discussing these together?
  - Sequential (vN) semantics for interrupts
    - All insns before interrupt should be complete
    - All insns after interrupt should look as if never started (abort)
    - Basically want same thing for mis-predicted branch
  - What makes precise interrupts difficult?
    - OoO completion → must undo post-interrupt writebacks
    - Same thing for branches
    - In-order → branches complete before younger insns writeback
    - OoO → not necessarily
- Precise interrupts, mis-speculation recovery: same problem
- Same problem → same solution


#### Precise State

- Speculative execution requires
  - (Ability to) abort & restart at every branch
  - Abort & restart at every load useful for load speculation (later)
    - And for shared memory multiprocessing (much later)
- Precise synchronous (program-internal) interrupts require
  - Abort & restart at every load, store, ??
- Precise asynchronous (external) interrupts require
  - Abort & restart at every ??
- Bite the bullet
  - Implement abort & restart at every insn
  - Called "precise state"

#### Precise State Options


- Imprecise state: ignore the problem!
  - Makes page faults (any restartable exceptions) difficult
  - Makes speculative execution almost impossible
  - Compromise: Alpha implemented precise state only for integer ops
- Force in-order completion (W): stall pipe if necessary
  - Slow
- Precise state in software: trap to recovery routine
  - Implementation dependent
  - Trap on every mis-predicted branch (you must be joking)
- Precise state in hardware
  - + Everything is better in hardware (except policy)

#### The Problem with Precise State



- Problem: writeback combines two separate functions
  - Forwards values to younger insns: OK for this to be out-of-order
  - Write values to registers: would like this to be in-order
- Similar problem (decode) for OoO execution: solution?
  - Split decode (D) → in-order dispatch (D) + out-of-order issue (S)
  - Separate using insn buffer: scoreboard or reservation station


#### Re-Order Buffer (ROB)



- Insn buffer → re-order buffer (ROB)
  - Buffers completed results en route to register file
  - May be combined with RS or separate
    - Combined in picture: register-update unit RUU (Sohi's method)
    - Separate (more common today): P6-style
- Split writeback (W) into two stages
  - Why is there no latch between W1 and W2?



#### **Complete and Retire**




- Complete (C): First part of the write-back
  - Completed insns write results into ROB
  - + Out-of-order: wait doesn't back-propagate to younger insns
- Retire (R): aka commit, graduate
  - ROB writes results to register file
  - In order: stall back-propagates to younger insns
- (!!!) Variable terminology from text book to text book

#### Load/Store Queue (LSQ)

- ROB makes register writes in-order, but what about stores?
- As usual, i.e., to D\$ in X stage?
  - Not even close, imprecise memory worse than imprecise registers
- Load/store queue (LSQ)
  - Completed stores write to LSQ
  - When store retires, head of LSQ written to D\$
  - When loads execute, access LSQ and D\$ in parallel
    - Forward from LSQ if older store with matching address
  - More modern design: loads and stores in separate queues
  - More on this at the end

#### ROB + LSQ



Modulo gross simplifications, this picture is almost realistic!



# P6 DESIGN ALTERNATIVE: SPLIT ROB/RS


#### P6

- P6: Start with Tomasulo's algorithm... add ROB
  - Separate ROB and RS
- Simple-P6
  - Our old RS organization: 1 ALU, 1 load, 1 store, 2 3-cycle FP

#### P6 Data Structures

- Reservation Stations are same as before
- ROB
  - head, tail: pointers maintain sequential order
  - R: insn output register, V: insn output value
- Tags are different
  - Tomasulo: RS# → P6: ROB#
- Map Table is different
  - T+: tag + "ready-in-ROB" bit
  - T==0 → Value is ready in regfile
  - T!=0 → Value is not ready
  - T!=0+ → Value is ready in the ROB

#### P6 Data Structures



- Insn fields and status bits
- Tags
- Values

#### P6 Data Structures

RO	ROB								
ht	#	Insn	R	<b>^</b>	S	Χ	U		
	1	ldf X(r1),f1							
	2	mulf f0,f1,f2							
	3	stf f2,Z(r1)							
	4	addi r1,4,r1							
	5	ldf X(r1),f1							
	6	mulf f0,f1,f2							
	7	stf f2,Z(r1)							

Мар	Table
Reg	<b>+</b>
f0	
f1	
f2	
r1	

CDB	
Т	7

F	Reservation Stations									
7	#	FU	busy	ор	T	T1	T2	V1	V2	
1	L	ALU	no							
2	2	LD	no							
[3	3	ST	no	/	-					
4	1	FP1	no					model of		
6.0	5	FP2	no							

#### P6 Pipeline

- New pipeline structure: F, D, S, X, C, R
  - D (dispatch)
    - Structural hazard (ROB/LSQ/RS) ? Stall
    - Allocate ROB/LSQ/RS
    - Set RS tag to ROB#
    - Set Map Table entry to ROB# and clear "ready-in-ROB" bit
    - Read ready registers into RS (from either ROB or Regfile)
  - X (execute)
    - Free RS entry
    - Use to be at W in plain tomasulo, can be earlier because RS# are not longer used as tags

#### P6 Pipeline


#### • C (complete)

- Structural hazard (CDB)? wait
- Write value into ROB entry indicated by RS tag
- Mark ROB entry as complete
- If not overwritten, mark Map Table entry "ready-in-ROB" bit (+)

#### • R (retire)


- Insn at ROB head not complete ? stall
- Handle any exceptions
- Write ROB head value to register file
- If store, write LSQ head to D\$
- Free ROB/LSQ entries

#### P6 Dispatch (D): Part I




- RS/ROB full ? stall
- Allocate RS/ROB entries, assign ROB# to RS output tag
- Set output register Map Table entry to ROB#, clear "ready-in-ROB"

#### P6 Dispatch (D): Part II




- Read tags for register inputs from Map Table
  - Tag==0 → copy value from Regfile (not shown)
  - Tag!=0 → copy Map Table tag to RS
  - Tag!=0+ → copy value from ROB

#### P6 Complete (C)



- Structural hazard (CDB) ? Stall : broadcast <value,tag> on CDB
- Write result into ROB, if still MapTable entry matches with ROB#, set "ready-in-ROB" bit
- Match tags, write CDB.V into RS slots of dependent insns

#### P6 Retire (R)



- ROB head not complete ? stall : free ROB entry
- Write ROB head result to Regfile
- If still MapTable entry matches with ROB#, clear Map Table entry and advance Head pointer in ROB

RO	ROB								
ht	#	Insn	R	V	S	Χ	U		
ht	1	ldf X(r1),f1	f1						
	2	mulf f0,f1,f2							
	3	stf f2,Z(r1)							
	4	addi r1,4,r1							
	5	ldf X(r1),f1							
	6	mulf f0,f1,f2							
	7	stf f2,Z(r1)							

Мар	Table
Reg	T+
f0	
f1	ROB#1
f2	1
r1	

CDB	
Т	V

Res	Reservation Stations								
#	FU	busy	ор	T	T1	T2	V1	V2	
1	ALU	no							
2	LD	yes	ldf	ROB#1				[r1]	
3	ST	no							
4	FP1	no							
5	FP2	no							

set ROB# tag

allocate

RO	ROB								
ht	#	Insn	R	7	S	Χ	С		
h	1	ldf X(r1),f1	f1		c2				
t	2	mulf f0,f1,f2	f2						
	3	stf f2,Z(r1)							
	4	addi r1,4,r1							
	5	ldf X(r1),f1							
	6	mulf f0,f1,f2							
	7	stf f2,Z(r1)							

Мар	Table
Reg	T+
f0	
f1	ROB#1
f2	ROB#2
r1	

CDB	
Т	V

Re	Reservation Stations								
#	FU	busy	ор	Т	T1	T2	V1	V2	
1	ALU	no							
2	LD	yes	ldf	ROB#1				[r1]	
3	ST	no							
4	FP1	yes	mulf	ROB#2		ROB#1	[f0]		
5	FP2	no							

set ROB# tag

allocate

RO	ROB									
ht	#	Insn	R	V	S	X	U			
h	1	ldf X(r1),f1	f1		<b>c</b> 2	<b>c</b> 3				
	2	mulf f0,f1,f2	f2							
t	3	stf f2,Z(r1)								
	4	addi r1,4,r1								
	5	ldf X(r1),f1								
	6	mulf f0,f1,f2								
	7	stf f2,Z(r1)								

Мар	Table
Reg	T+
f0	
f1	ROB#1
f2	ROB#2
r1	

CDB	
Т	V

Reservation Stations									
	#	FU	busy	ор	Т	T1	T2	V1	V2
	1	ALU	no						
	2	LD	no						
	3	ST	yes	stf	ROB#3	ROB#2			[r1]
	4	FP1	yes	mulf	ROB#2		ROB#1	[f0]	
	5	FP2	no						

free allocate

RO	ROB								
ht	#	Insn	R	V	S	Х	O		
h	1	ldf X(r1),f1	f1	[f1]	c2	с3	<b>c4</b>		
	2	mulf f0,f1,f2	f2		<b>c4</b>				
	3	stf f2,Z(r1)							
t	4	addi r1,4,r1	r1			/			
	5	ldf X(r1),f1							
	6	mulf f0,f1,f2							
	7	stf f2,Z(r1)							

Map Table						
Reg	T+					
f0						
f1	ROB#1+					
f2	ROB#2					
r1	ROB#4					

CDB						
Т	V					
ROB#1	[f1]					

#### **Idf finished**

- 1. set "ready-in-ROB" bit
- 2. write result to ROB
- 3. CDB broadcast

Reservation Stations									
	#	FU	busy	ор	Т	T1	T2	V1	V2
	1	ALU	yes	add	ROB#4			[r1]	
	2	LD	no						
ĺ	თ	ST	yes	stf	ROB#3	ROB#2			[r1]
	4	FP1	yes	mulf	ROB#2		ROB#1	[f0]	CDB.V
	5	FP2	no						

allocate

ROB#1 ready grab CDB.V

RO	В						
ht	#	Insn	R	V	S	X	C
	1	ldf X(r1),f1	f1	[f1]	c2	с3	c4
h	2	mulf f0,f1,f2	f2		<b>c4</b>	<b>5</b>	
	3	stf f2,Z(r1)					
	4	addi r1,4,r1	r1		<b>c</b> 5		
t	5	ldf X(r1),f1	f1				
	6	mulf f0,f1,f2					
	7	stf f2,Z(r1)					

Map Table					
Reg	T+				
fO					
f1	ROB#5				
f2	ROB#2				
r1	ROB#4				

CDB	
Т	V

**Idf retires** 

1. write ROB result to regfile

Reservation Stations								
#	FU	busy	ор	Т	T1	T2	V1	V2
1	ALU	yes	add	ROB#4			[r1]	
2	LD	yes	ldf	ROB#5		ROB#4		
3	ST	yes	stf	ROB#3	ROB#2			[r1]
4	FP1	no						
5	FP2	no						

allocate

free

RO	ROB								
ht	#	Insn	R	7	S	X	C		
	1	ldf X(r1),f1	f1	[f1]	c2	с3	c4		
h	2	mulf f0,f1,f2	f2		c4	c5+			
	3	stf f2,Z(r1)							
	4	addi r1,4,r1	r1		с5	с6			
	5	ldf X(r1),f1	f1						
t	6	mulf f0,f1,f2	f2						
	7	stf f2,Z(r1)							

Map Table				
Reg	T+			
f0				
f1	ROB#5			
f2	ROB#6			
r1	ROB#4			

CDB	
Т	V

Res	Reservation Stations							
#	FU	busy	ор	Т	T1	T2	V1	V2
1	ALU	no						
2	LD	yes	ldf	ROB#5		ROB#4		
3	ST	yes	stf	ROB#3	ROB#2			[r1]
4	FP1	yes	mulf	ROB#6		ROB#5	[f0]	
5	FP2	no						

free

allocate

RO	ROB									
ht	#	Insn	R	7	S	X	U			
	1	ldf X(r1),f1	f1	[f1]	c2	с3	c4			
h	2	mulf f0,f1,f2	f2		<b>c4</b>	c5+				
	3	stf f2,Z(r1)								
	4	addi r1,4,r1	r1	[r1]	с5	с6	c7			
	5	ldf X(r1),f1	f1		c7					
t	6	mulf f0,f1,f2	f2							
	7	stf f2,Z(r1)								

Мар	Table
Reg	T+
f0	
f1	ROB#5
f2	ROB#6
r1	ROB#4+

CDB	
Т	V
ROB#4	[r1]

stall D (no free ST RS)

Reservation Stations									
	#	FU	busy	ор	Т	T1	T2	V1	V2
	1	ALU	no						
	2	LD	yes	ldf	ROB#5		ROB#4		CDB.V
	3	ST	yes	stf	ROB#3	ROB#2			[r1]
	4	FP1	yes	mulf	ROB#6		ROB#5	[f0]	
	5	FP2	no						

ROB#4 ready grab CDB.V

RO	ROB								
ht	#	Insn	R	٧	S	X	U		
	1	ldf X(r1),f1	f1	[f1]	c2	с3	<b>c4</b>		
h	2	mulf f0,f1,f2	f2	[f2]	<b>c4</b>	c5+	c 8		
	3	stf f2,Z(r1)			<b>c</b> 8				
	4	addi r1,4,r1	r1	[r1]	с5	с6	c7		
	5	ldf X(r1),f1	f1		<b>c</b> 7	<b>C8</b>			
t	6	mulf f0,f1,f2	f2						
	7	stf f2,Z(r1)							

Мар	Table
Reg	T+
f0	
f1	ROB#5
f2	ROB#6
r1	ROB#4+

CDB	
Т	V
ROB#2	[f2]

stall R for addi (in-order)


ROB#2 doesn't match in MapTable→don't set "ready-in-ROB"

Reservation Stations									
	#	FU	busy	ор	Т	T1	T2	V1	V2
	1	ALU	no						
	2	LD	no						
	თ	ST	yes	stf	ROB#3	ROB#2		[f2]	[r1]
	4	FP1	yes	mulf	ROB#6		ROB#5	[f0]	
	5	FP2	no						

ROB#2 ready grab CDB.V

RO	В						
ht	#	Insn	R	٧	S	X	C
	1	ldf X(r1),f1	f1	[f1]	с2	с3	c4
	2	mulf f0,f1,f2	f2	[f2]	<b>c4</b>	c5+	c8
h	3	stf f2,Z(r1)			<b>c</b> 8	с9	
	4	addi r1,4,r1	r1	[r1]	с5	с6	c7
	5	ldf X(r1),f1	f1	[f1]	<b>c</b> 7	<b>c</b> 8	<b>c</b> 9
	6	mulf f0,f1,f2	f2		с9		
t	7	stf f2,Z(r1)					

Мар	Table
Reg	T+
f0	
f1	ROB#5+
f2	ROB#6
r1	ROB#4+



retire mulf

all pipe stages active at once!

F	Reservation Stations								
7	#	FU	busy	ор	Т	T1	T2	V1	V2
-	L	ALU	no						
2	2	LD	no						
3	3	ST	yes	stf	ROB#7	ROB#6			ROB#4.V
4	1	FP1	yes	mulf	ROB#6		ROB#5	[f0]	CDB.V
ļ	5	FP2	no						

free, re-allocate ROB#5 ready grab CDB.V

RO	В						
ht	#	Insn	R	٧	S	X	O
	1	ldf X(r1),f1	f1	[f1]	<b>c2</b>	с3	с4
	2	mulf f0,f1,f2	f2	[f2]	<b>c4</b>	c5+	<b>c</b> 8
h	3	stf f2,Z(r1)			<b>c</b> 8	С9	<b>c10</b>
	4	addi r1,4,r1	r1	[r1]	<b>c</b> 5	с6	<b>c</b> 7
	5	ldf X(r1),f1	f1	[f1]	<b>c</b> 7	c8	с9
	6	mulf f0,f1,f2	f2		с9	c10	
t	7	stf f2,Z(r1)					

Мар	Table
Reg	T+
f0	
f1	ROB#5+
f2	ROB#6
r1	ROB#4+

CDB	
Т	V

Reservation Stations									
#	FU	busy	ор	Т	T1	T2	V1	V2	
1	ALU	no							
2	LD	no							
3	ST	yes	stf	ROB#7	ROB#6			ROB#4.V	
4	FP1	no							
5	FP2	no							

free

RO	В						
ht	#	Insn	R	٧	S	X	C
	1	ldf X(r1),f1	f1	[f1]	c2	с3	<b>c4</b>
	2	mulf f0,f1,f2	f2	[f2]	<b>c4</b>	с5	c8
	3	stf f2,Z(r1)			c8	с9	c10
h	4	addi r1,4,r1	r1	[r1]	<b>c</b> 5	с6	c7
	5	ldf X(r1),f1	f1	[f1]	<b>c</b> 7	c8	c9
	6	mulf f0,f1,f2	f2		с9	c10	
t	7	stf f2,Z(r1)					

Мар	Table
Reg	T+
f0	
f1	ROB#5+
f2	ROB#6
r1	ROB#4+

CDB	
Т	V

retire stf

Reservation Stations									
#	FU	busy	ор	Т	T1	T2	V1	V2	
1	ALU	no							
2	LD	no							
3	ST	yes	stf	ROB#7	ROB#6			ROB#4.V	
4	FP1	no							
5	FP2	no							

#### Precise State in P6

- Point of ROB is maintaining precise state
  - How does that work?
  - Easy as 1,2,3
    - 1. Wait until last good insn retires, first bad insn at ROB head
    - 2. Clear contents of ROB, RS, and Map Table
    - 3. Start over
  - Works because zero (0) means the right thing...
    - 0 in ROB/RS → entry is empty
    - Tag == 0 in Map Table → register is in regfile
  - ...and because regfile and D\$ writes take place at R
  - Example: page fault in first stf

#### P6: Cycle 9 (with precise state)

RO	В						
ht	#	Insn	R	7	S	X	C
	1	ldf X(r1),f1	f1	[f1]	c2	с3	<b>c4</b>
	2	mulf f0,f1,f2	f2	[f2]	<b>c4</b>	c5+	c8
h	3	stf f2,Z(r1)			<b>c</b> 8	c9,	
	4	addi r1,4,r1	r1	[r1]	с5	с6	γ Ό
	5	ldf X(r1),f1	f1	[f1]	<b>c</b> 7	c8	<b>c</b> 9
	6	mulf f0,f1,f2	f2		с9		
t	7	stf f2,Z(r1)					

Map Table				
Reg	T+			
f0				
f1	ROB#5+			
f2	ROB#6			
r1	ROB#4+			

CDB			
Т	V		
ROB#5	[f1]		

#### **PAGE FAULT**

Res	Reservation Stations								
#	FU	busy	ор	Т	T1	T2	V1	V2	
1	ALU	no							
2	LD	no							
3	ST	yes	stf	ROB#7	ROB#6			ROB#4.V	
4	FP1	yes	mulf	ROB#6		ROB#5	[f0]	CDB.V	
5	FP2	no							

#### P6: Cycle 10 (with precise state)

RO	В						
ht	#	Insn	R	7	S	X	O
	1	ldf X(r1),f1	f1	[f1]	c2	с3	<b>c4</b>
	2	mulf f0,f1,f2	f2	[f2]	<b>c4</b>	c5+	<b>c</b> 8
	3	stf f2,Z(r1)					
	4	addi r1,4,r1					
	5	ldf X(r1),f1					
	6	mulf f0,f1,f2					
	7	stf f2,Z(r1)					

Map Table				
Reg	T+			
f0				
f1				
f2	4			
r1				

CDB	
Т	V

faulting insn at ROB head? **CLEAR EVERYTHING** 

Reservation Stations								
#	FU	busy	ор	Τ	T1	T2	V1	<b>V</b> 2
1	ALU	no						
2	LD	no						
3	ST	no						
4	FP1	no						
5	FP2	no						

#### P6: Cycle 11 (with precise state)

RO	В						
ht	#	Insn	R	٧	S	X	U
	1	ldf X(r1),f1	f1	[f1]	<b>c2</b>	с3	c4
	2	mulf f0,f1,f2	f2	[f2]	<b>c4</b>	c5+	c8
ht	3	stf f2,Z(r1)					
	4	addi r1,4,r1					
	5	ldf X(r1),f1					
	6	mulf f0,f1,f2					
	7	stf f2,Z(r1)					

Мар	Table
Reg	T+
f0	
f1	
f2	
r1	

CDB	
Т	V

START OVER (after OS fixes page fault)

Re	Reservation Stations								
#	FU	busy	ор	T	T1	T2	V1	V2	
1	ALU	no							
2	LD	no							
3	ST	yes	stf	ROB#3			[f2]	[r1]	
4	FP1	no							
5	FP2	no							

# P6: Cycle 12 (with precise state)

RO	В						
ht	#	Insn	R	V	S	X	U
	1	ldf X(r1),f1	f1	[f1]	c2	с3	c4
	2	mulf f0,f1,f2	f2	[f2]	<b>c4</b>	c5+	c8
h	3	stf f2,Z(r1)			c12		
t	4	addi r1,4,r1	r1				
	5	ldf X(r1),f1					
	6	mulf f0,f1,f2					
	7	stf f2,Z(r1)					

Map Table			
Reg	T+		
f0			
f1			
f2			
r1	ROB#4		

CDB	
Т	٧

Res	Reservation Stations							
#	FU	busy	ор	Т	T1	T2	V1	V2
1	ALU	yes	addi	ROB#4			[r1]	
2	LD	no						
3	ST	yes	stf	ROB#3			[f2]	[r1]
4	FP1	no						
5	FP2	no						


### P6 Performance

- In other words: what is the cost of precise state?
  - + In general: same performance as "plain" Tomasulo
    - ROB is not a performance device
    - Maybe a little better (RS freed earlier → fewer struct hazards)
  - Unless ROB is too small
    - In which case ROB struct hazards become a problem
  - Rules of thumb for ROB size
    - At least N (width) \* number of pipe stages between D and R
    - At least N \* t<sub>hit-L2</sub>
    - Can add a factor of 2 to both if you want
    - What is the rationale behind these?

# P6 (Tomasulo+ROB) Redux

- Popular design for a while
  - (Relatively) easy to implement correctly
    - Anything goes wrong (mispredicted branch, fault, interrupt)?
    - Just clear everything and start again
  - Examples: Intel PentiumPro/PentiumII, IBM/Motorola PowerPC, AMD K6
- Actually making a comeback...
  - Examples: Intel PentiumM, Core 2 Duo, Core i7/5...
- But went away for a while, why?

# The Problem with P6




- Problem for high performance implementations
  - Too much value movement (regfile/ROB→RS→ROB→regfile)
  - Multi-input muxes, long buses complicate routing and slow clock



# R10K DESIGN ALTERNATIVE: TRUE RENAMING



### MIPS R10K: Alternative Implementation



- One big physical register file holds all data no copies
  - + Register file close to FUs  $\rightarrow$  small fast data path: Higher Frequ.
  - ROB and RS "on the side" used only for control and tags

# Register Renaming in R10K

- Architectural register file? Gone
- Physical register file holds all values
  - #physical registers = #architectural registers + #ROB entries
  - Map architectural registers to physical registers
  - Removes WAW, WAR hazards (physical registers replace RS copies)
- Fundamental change to map table
  - Mappings cannot be 0 (there is no architectural register file)
- Free list keeps track of unallocated physical registers
  - ROB is responsible for returning physical registers to free list
- Conceptually, this is "true register renaming"
  - Have already seen an example

# Register Renaming Example

- Parameters
  - Names: r1, r2, r3
  - Locations: 11,12,13,14,15,16,17
  - Original mapping:  $r1\rightarrow 11$ ,  $r2\rightarrow 12$ ,  $r3\rightarrow 13$ , 14-17 are "free"

### MapTable

r1	r2	r3
11	12	13
14	12	13
14	12	15
16	12	15

#### FreeList

#### Raw insns

add	r2,	, <b>r</b> 3,	r1
sub	r2,	r1,	r3
mul	r2,	, r3	r1
div	r1,	r3,	r2

### Renamed insns

- Question: how is the insn after div renamed?
  - We are out of free locations (physical registers)
  - Real question: how/when are physical registers freed?

# Freeing Registers in P6 and R10K

### P6

- No need to free storage for speculative ("in-flight") values explicitly
- Temporary storage comes with ROB entry
- R: copy speculative value from ROB to register file, free ROB entry

### R10K

- Can't free physical register when insn retires
- No architectural register to copy value to
- But...
- Can free physical register previously mapped to same logical register
- Why? All insns that will ever read its value have retired

# Freeing Registers in R10K

### MapTable

r1	r2	r3
11	12	13
14	12	13
14	12	15
16	12	15

#### FreeList

14,15,16,17
15,16,17
16,17
17

#### Raw insns

add	r2,r3,r1
sub	r2,r1,r3
mul	r2,r3,r1
div	r1,r3,r2

#### Renamed insns

add 12,13,14 sub 12,14,15 mul 12,15,16 div 14,15,17

- When add retires, free l1
- When **sub** retires, free l3
- When mul retires, free?
- When div retires, free?
- See the pattern?

### R10K Data Structures

- New tags (again)
  - P6: ROB# → R10K: PR#
- ROB
  - T: physical register corresponding to insn's logical output
  - Told: physical register previously mapped to insn's logical output
- RS
  - T, T1, T2: output, input physical registers
- Map Table
  - T+: PR# (never empty) + "ready" bit
- Free List
  - T: PR#
- No values in ROB, RS, or on CDB

# R10K Data Structures

RO	В						
ht	#	Insn	Τ	Told	S	Χ	С
	1	ldf X(r1),f1					
	2	mulf f0,f1,f2					
	3	stf f2,Z(r1)					
	4	addi r1,4,r1					
	5	ldf X(r1),f1					
	6	mulf f0,f1,f2					
	7	stf f2,Z(r1)					

Map Table				
Reg	T+			
f0	PR#1+			
f1	PR#2+			
f2	PR#3+			
r1	PR#4+			

CDB
Т

Free List
PR#5,PR#6,
PR#7,PR#8

Res	ervati	on Sta	ations			
#	FU	busy	ор	Т	T1	T2
1	ALU	no				
2	LD	no				
3	ST	no				
4	FP1	no				
5	FP2	no				


Notice I: no values anywhere

Notice II: MapTable is never empty

# R10K Pipeline


- R10K pipeline structure: F, D, S, X, C, R
  - D (dispatch)
    - Structural hazard (RS, ROB, LSQ, physical registers)? stall
    - Allocate RS, ROB, LSQ entries and new physical register (T)
    - Record previously mapped physical register (Told)
  - C (complete)
    - Write destination physical register
  - R (retire)
    - ROB head not complete ? Stall
    - Handle any exceptions
    - Store write LSQ head to D\$
    - Free ROB, LSQ entries
    - Free previous physical register (Told)

# R10K Dispatch (D)




- Read preg (physical register) tags for input registers, store in RS
- Read preg tag for output register, store in ROB (Told)
- Allocate new preg (free list) for output register, store in RS, ROB, Map Table

# R10K Complete (C)



- Set insn's output register ready bit in map table
- Set ready bits for matching input tags in RS

# R10K Retire (R)



Return Told of ROB head to free list

RO	В						
ht	#	Insn	Т	Told	S	X	O
ht	1	ldf X(r1),f1	PR#5	PR#2			
	2	mulf f0,f1,f2		/			
	3	stf f2, Z(r1)					
	4	addi r1,4,r1				/	
	5	ldf X(r1),f1					/
	6	mulf f0,f1,f2					
	7	stf f2,Z(r1)					

Мар	Table
Reg	T+
f0	PR#1+
f1	PR#5
f2	PR#3+
r1	PR#4+

CDB T

Free List
PR#5, PR#6,
PR#7, PR#8

Res	ervati	on Sta	ations			
#	FU	busy	ор	Т	T1 /	<b>T</b> 2
1	ALU	no				
2	LD	yes	ldf	PR#5		PR#4+
3	ST	no				
4	FP1	no				
5	FP2	no				

Allocate new preg (PR#5) to f1

Remember old preg mapped to f1 (PR#2) in ROB

RO	В						
ht	#	Insn	Т	Told	S	X	С
h	1	ldf X(r1),f1	PR#5	PR#2	c2		
t	2	mulf f0,f1,f2	PR#6	PR#3			
	3	stf f2,Z(r1)		/			
	4	addi r1,4,r1					
	5	ldf X(r1),f1					/
	6	mulf f0,f1,f2					
	7	stf f2,Z(r1)					

•
•
•

CDB
Т

Free List PR#6, PR#7, PR#8

Res	ervati	on Sta	ations			
#	FU	busy	ор	Т	T1	T2/
1	ALU	no				
2	LD	yes	ldf	PR#5		PR#4+
3	ST	no				
4	FP1	yes	mulf	PR#6	PR#1+	PR#5
5	FP2	no				

Allocate new preg (PR#6) to f2

Remember old preg mapped to f3 (PR#3) in ROB

RO	В						
ht	#	Insn		Told	S	Χ	C
h	1	ldf X(r1),f1	PR#5	PR#2	<b>c2</b>	<b>c</b> 3	
	2	mulf f0,f1,f2	PR#6	PR#3			
t	3	stf f2,Z(r1)					
	4	addi r1,4,r1					
	5	ldf X(r1),f1					
	6	mulf f0,f1,f2					
	7	stf f2,Z(r1)					

Мар	Table
Reg	T+
f0	PR#1+
f1	PR#5
f2	PR#6
r1	PR#4+

CDB	
Т	

Free List PR#7,PR#8

Res	ervati	on Sta	ations			
#	FU	busy	ор	Т	T1	T2
1	ALU	no				
2	LD	no				
3	ST	yes	stf	- 3	PR#6	PR#4+
4	FP1	yes	mulf	PR#6	PR#1+	PR#5
5	FP2	no			1	

Stores are not allocated pregs

Free

RO	В						
ht	#	Insn	Т	Told	S	X	U
h	1	ldf X(r1),f1	PR#5	PR#2	<b>c2</b>	с3	c4
	2	mulf f0,f1,f2	PR#6	PR#3	<b>c4</b>		
	3	stf f2,Z(r1)					
t	4	addi r1,4,r1	PR#7	PR#4			
	5	ldf X(r1),f1					
	6	mulf f0,f1,f2					
	7	stf f2,Z(r1)					

Мар	Table
Reg	T+
f0	PR#1+
f1	PR#5+
f2	PR#6 \
r1	PR#7

Т
PR#5

Free List PR#7, PR#8


Idf completes set MapTable ready bit

Res	ervati	on Sta	ations			
#	FU	busy	ор	Т	T1	T2
1	ALU	yes	addi	PR#7	PR#4+	
2	LD	no				
3	ST	yes	stf		PR#6	PR#4+
4	FP1	yes	mulf	PR#6	PR#1+	PR#5+
5	FP2	no				

Match PR#5 tag from CDB & issue

RO	В						
ht	#	Insn	Т	Told	S	Χ	C
	1	ldf X(r1),f1	PR#5	PR#2	c2	с3	c4
h	2	mulf f0,f1,f2	PR#6	PR#3	\$	c5	
	3	stf f2,Z(r1)					
	4	addi r1,4,r1	PR#7	PR#4	<b>c</b> 5		
t	5	ldf X(r1),f1	PR#8	PR#5			
	6	mulf f0,f1,f2					
	7	stf f2,Z(r1)					

Мар	Table
Reg	T+
f0	PR#1+
f1	PR#8
f2	PR#6
r1	PR#7



Free List PR#8, PR#2

Reservation Stations						
#	FU	busy	ор	Т	T1	T2
1	ALU	yes	addi	PR#7	PR#4+	
2	LD	yes	ldf	PR#8		PR#7
3	ST	yes	stf		PR#6	PR#4+
4	FP1	no				
5	FP2	no				

Idf retires Return PR#2 to free list

Free

### Precise State in R10K

- Problem with R10K design? Precise state is more difficult
  - Physical registers are written out-of-order (at C)
  - That's OK, there is no architectural register file
  - We can "free" written registers and "restore" old ones
  - Do this by manipulating the Map Table and Free List, not regfile
- Two ways of restoring Map Table and Free List
  - Option I: serial rollback using T, T<sub>old</sub> ROB fields
    - ± Slow, but simple
  - Option II: single-cycle restoration from some checkpoint
    - ± Fast, but checkpoints are expensive
  - Modern processor compromise: make common case fast
    - Checkpoint only (low-confidence) branches (frequent rollbacks)
    - Serial recovery for page-faults and interrupts (rare rollbacks)

# R10K: Cycle 5 (with precise state)

RO	В						
ht	#	Insn	T	Told	S	X	O
	1	ldf X(r1),f1	PR#5	PR#2	c2	с3	c4
h	2	mulf f0,f1,f2	PR#6	PR#3	<b>c4</b>	<b>5</b>	
	3	stf f2,Z(r1)					
	4	addi r1,4,r1	PR#7	PR#4	<b>c</b> 5		
t	5	ldf X(r1),f1	PR#8	PR#5			
	6	mulf f0,f1,f2					
	7	stf f2,Z(r1)					

Мар	Table
Reg	T+
fO	PR#1+
f1	PR#8
f2	PR#6
r1	PR#7

CDB
Т

Free List	
PR#8, PR#2	

Reservation Stations								
#	FU	busy	ор	Т	T1	T2		
1	ALU	yes	addi	PR#7	PR#4+			
2	LD	yes	ldf	PR#8		PR#7		
თ	ST	yes	stf		PR#6	PR#4+		
4	FP1	no						
5	FP2	no						

undo insns 3-5 (doesn't matter why) use serial rollback

# R10K: Cycle 6 (with precise state)

RO	ROB									
ht	#	Insn	T	Told	S	X	С			
	1	ldf X(r1),f1	PR#5	PR#2	c2	с3	c4			
h	2	mulf f0,f1,f2	PR#6	PR#3	<b>c4</b>	<b>c</b> 5				
	3	stf f2,Z(r1)								
t	4	addi r1,4,r1	PR#7	PR#4	с5					
	5	ldf X(r1),f1	PR#8	PR#5						
	6	mulf f0,f1,f2								
	7	stf f2,Z(r1)								

Map Table				
Reg	T+			
fO	PR#1+			
f1	PR#5+			
12	PR#6			
r1	PR#7			

CDB
Т

Free	List
PR#2	, PR#8

Res	Reservation Stations								
#	FU	busy	ор	T	T1	T2			
1	ALU	yes	addi	PR#7	PR#4+				
2	LD	no							
3	ST	yes	stf		PR#6	PR#4+			
4	FP1	no							
5	FP2	no							

undo ldf (ROB#5)

- 1. free RS
- 2. free T (PR#8), return to FreeList
- 3. restore MT[f1] to Told (PR#5)
- 4. free ROB#5

insns may execute during rollback (not shown)

# R10K: Cycle 7 (with precise state)

RO	ROB									
ht	#	Insn	Т	Told	S	Χ	С			
	1	ldf X(r1),f1	PR#5	PR#2	<b>c2</b>	с3	c4			
h	2	mulf f0,f1,f2	PR#6	PR#3	<b>c4</b>	с5				
t	3	stf f2,Z(r1)								
	4	addi r1,4,r1	PR#7	PR#4	с5					
	5	ldf X(r1),f1								
	6	mulf f0,f1,f2								
	7	stf f2,Z(r1)								

Мар	Table
Reg	T+
fO	PR#1+
f1	PR#5+
f2	PR#6
r1	PR#4+

CDB
Т

Free List
PR#2,PR#8
PR#7

Res	ervati	on Sta	ations					
#	FU	busy	ор	Т	T1	T2		
1	ALU	no						
2	LD	no						
3	ST	yes	stf		PR#6	PR#4+		
4	FP1	no						
5	FP2	no						

### undo addi (ROB#4)

- 1. free RS
- 2. free T (PR#7), return to FreeList
- 3. restore MT[r1] to Told (PR#4)
- 4. free ROB#4

# R10K: Cycle 8 (with precise state)

RO	ROB									
ht	#	Insn	Т	Told	S	Χ	O			
	1	ldf X(r1),f1	PR#5	PR#2	c2	с3	<b>c4</b>			
ht	2	mulf f0,f1,f2	PR#6	PR#3	c4	с5				
	3	stf f2,Z(r1)								
	4	addi r1,4,r1								
	5	ldf X(r1),f1								
	6	mulf f0,f1,f2								
	7	stf f2,Z(r1)								

Мар	Table
Reg	T+
f0	PR#1+
f1	PR#5+
f2	PR#6
r1	PR#4+

$\mathbf{C}$	DE	3
T	•	

Free List
PR#2,PR#8,
PR#7

Res	Reservation Stations					
#	FU	busy	ор	Т	T1	T2
1	ALU	no				
2	LD	no				
3	ST	no				
4	FP1	no				
5	FP2	no				

### undo stf (ROB#3)

- 1. free RS
- 2. free ROB#3
- 3. no registers to restore/free
- 4. how is D\$ write undone?

# P6 vs. R10K (Renaming)

Feature	P6	R10K
Value storage	ARF,ROB,RS	PRF
Register read	@D: ARF/ROB $\rightarrow$ RS	$@S: PRF \rightarrow FU$
Register write	@R: ROB → ARF	@C: FU → PRF
Speculative value free	@R: automatic (ROB)	<pre>@R: overwriting insn</pre>
Data paths	$ARF/ROB \rightarrow RS$	$PRF \rightarrow FU$
	$RS \rightarrow FU$	$FU \rightarrow PRF$
	$FU \rightarrow ROB$	
	$ROB \rightarrow ARF$	
Precise state	Simple: clear everything	Complex: serial/checkpoint

- R10K-style became popular in late 90's, early 00's
  - E.g., MIPS R10K (duh), DEC Alpha 21264, Intel Pentium4
- P6-style is perhaps making a comeback
  - Why? Frequency is on the retreat, simplicity is important
  - Power?



# OUT OF ORDER MEMORY OPERATIONS




# Out of Order Memory Operations

- All insns are easy in out-of-order...
  - Register inputs only
  - Register renaming captures all dependences
  - Tags tell you exactly when you can execute
- ... except loads
  - Register and memory inputs (older stores)
  - Register renaming does not tell you all dependences
    - Memory renaming (a little later)
  - How do loads find older in-flight stores to same address (if any)?

# Data Memory Functional Unit

- D\$/TLB + structures to handle in-flight loads/stores
  - Performs four functions
  - In-order store retirement
    - Writes stores to D\$ in order
    - Basic, implemented by store queue (SQ)
  - Store-load forwarding
    - Allows loads to read values from older un-retired stores
    - Also basic, also implemented by store queue (SQ)
  - Memory ordering violation detection
    - Checks load speculation (more later)
    - Advanced, implemented by load queue (LQ)
  - Memory ordering violation avoidance
    - Advanced, implemented by dependence predictors

# Simple Data Memory FU: D\$/TLB + SQ



### Just like any other FU

- 2 register inputs (addr, data in)
- 1 register output (data out)
- 1 non-register input (load pos)?


### Store queue (SQ)

- In-flight store address/value
- In program order (like ROB)
- Addresses associatively searchable
- Size heuristic: 15-20% of ROB
- But what does it do?

# Data Memory FU "Pipeline"

- Stores
  - Dispatch (D)
    - Allocate entry at SQ tail
  - Execute (X)
    - Write address and data into corresponding SQ slot
  - Retire (R)
    - Write address/data from SQ head to D\$, free SQ head
- Loads
  - Dispatch (D)
    - Record current SQ tail as "load position": retired stores already taken into account (Why?)
  - Execute (X)
    - Where the good stuff happens

### "Out-of-Order" Load Execution



In parallel with D\$ access

### Send address to SQ

- Compare with all store addresses
- CAM: like FA\$, or RS tag match
- Select all matching addresses

# Age logic selects youngest store to the address that is older than load

- Uses load position input
- Any? Load get the value from SQ
  - Available? "forwards" : "wait" for it
- None? Load gets value from D\$

# RAM vs CAM: RAM


Read index 4

17
22
47
17
19
12
13
42

19

RAM: read/write specific index

# RAM vs CAM: CAM



CAM: search for value


# **Conservative Load Scheduling**

- Why "" in "out-of-order"?
  - + Load can execute out-of-order with respect to (wrt) other loads
  - + Stores can execute out-of-order wrt other stores
  - Loads must execute in-order wrt older stores for the same address
    - But, when are we aware of the address of a store?
    - Load execution requires knowledge of all older store addresses, i.e. we couldn't support ambiguous stores (store with pending address)
      - Overkill RAW hazard!
    - + Simple
    - Restricts performance
  - Used in P6

# Opportunistic Memory Scheduling

- Observe: on average, < 10% of loads forward from SQ</li>
  - Even if older store address is unknown, chances are it won't match
  - Let loads execute in presence of older "ambiguous stores"
  - + Increases performance
  - But what if ambiguous store does match?
- Memory ordering violation: load executed too early
  - Must detect...
  - And fix (e.g., by flushing/refetching insns starting at load)
- Same problem (and solution) than in branch speculation

#### D\$/TLB + SQ + LQ




#### Load queue (LQ)

- In-flight load addresses
- In program-order (like ROB,SQ)
- Associatively searchable
- Size heuristic: 20-30% of ROB

### Advanced Memory "Pipeline" (LQ Only)

- Loads
  - Dispatch (D)
    - Allocate entry at LQ tail
  - Execute (X)
    - Write address into corresponding LQ slot
- Stores
  - Dispatch (D)
    - Record current LQ tail as "store position"
  - Execute (X)
    - Where the good stuff happens

#### **Detecting Memory Ordering Violations**



Store sends address to LQ

- Compare with all load addresses
- Selecting matching addresses
- Matching address?
  - Load executed before store
  - Violation
  - Fix!

Age logic selects oldest load that is younger than store

- Use store position
- Processor flushes and restarts

# Intelligent Load Scheduling

- Opportunistic scheduling better than conservative...
  - + Avoids many unnecessary delays
- ...but not significantly
  - Introduces a few flushes, but each is much costlier than a delay
- Observe: loads/stores that cause violations are "stable"
  - Dependences are mostly program based, program doesn't change
  - Scheduler is deterministic
- Exploit: intelligent load scheduling
  - Hybridize conservative and opportunistic
  - Predict which loads, or load/store pairs will cause violations
    - Loads default to aggressive
    - Keep table of load PCs that have been caused squashes
    - Schedule these conservatively

## Memory Dependence Prediction

- Store-blind prediction
  - Predict load only, wait for all older stores to execute
  - ± Simple, but a little too heavy
  - Example: Alpha 21264
- Store-load pair prediction
  - Predict load/store pair, wait only for one store to execute
  - ± More complex, but minimizes delay
  - Example: Store-Sets
    - Load identifies the right dynamic store in two steps
    - Store-Set Table: load-PC → store-PC
    - Last Store Table: store-PC → SQ index of most recent instance
  - Implemented in Core 2+? (guess) Called Intel Smart Memory Access



# DYNAMIC SCHEDULING REDUX



#### Limits of Insn-Level Parallelism (ILP)

- Before we build a big superscalar... how much ILP is there?
  - ILP: instruction-level parallelism [Fisher`81]
  - Sustainable rate of useful instruction execution
- ILP limit study
  - Assume perfect/infinite hardware, successively add realism
  - Examples: [Wall'88][Wilson+Lam'92]
  - Some surprising results
    - + Perfect/infinite "theoretical" ILP: int > 50, FP > 150
      - Sometimes called the "dataflow limit"
    - Real machine "actual" ILP: int ~2, FP ~ 3
    - Fundamental culprits: branch prediction, memory latency
    - Engineering culprits: "window" (RS/SQ/regfile) size, issue width

# Out of Order: Scalability


- Scheduling scope = ooo window size
  - Larger = better
  - Constrained by physical registers
    - ROB roughly limited by #preg = ROB size + #logical registers
    - Big register file = hard/slow and power hungry
  - Constrained by issue queue
    - Limits number of un-executed instructions
    - CAM = can't make big (power + area)
  - Constrained by load + store queues
    - Limit number of loads/stores
    - CAMs


# Dynamic Scheduling and Power/Energy

- Is dynamic scheduling low-power?
  - Probably not
  - New SRAMs consume a lot of power
    - Re-order buffer, reservation stations, physical register file
  - New CAMs consume even more (relatively)
    - Reservation stations, load/store queue
- Is dynamic scheduling low-energy?
  - ± Could be
  - Does performance improvement offset power increase?

#### **000** Power Contribution

- Power breakdown for IBM POWER4
  - Two 4-way superscalar, 2-way multi-threaded cores, 1.5MB L2
  - OOO (+ related) is responsible for ~30%





# **000** scalability research

- Checkpoint Processing and Recovery [Cristal '03]
  - Attacks scaling of register file
  - Take checkpoints at rename
  - Only recover to those
  - Free Pregs aggressively
- Continual Flow Pipelines [Srinivasan '04]
  - Attacks scaling of Issue Queue
  - Put L2 misses and dependents out of IQ
  - Place back in when L2 miss returns
- Store Vulnerability Window [Roth '05] +
   Store Queue Index Prediction [Sha '05]
  - Scalable (non-associative) load/store queues
  - Predict store queue index for forwarding
  - Filtered load re-execution prior to commit

# Out of Order: Benefits

- Allows speculative re-ordering
  - Loads / stores
  - Branch prediction
- Schedule can change due to cache misses
  - Different schedule optimal from on cache hit
- Done by hardware
  - Compiler may want different schedule for different hw configs
  - Hardware has only its own configuration to deal with

# Out of Order: Top 5 things to know

- Register renaming
  - How to perform is and how to recover it
- Issue/Select
  - Wakeup: CAM
  - Choose N ready instructions
- Stores
  - Write at retire
  - Forward to loads via LSQ
- Loads
  - Conservative/aggressive/predictive scheduling
  - Violation detection
- Retire
  - Precise state (ROB)
  - How/when registers are freed

# Acknowledgments

- Slides developed by Amir Roth of University of Pennsylvania with sources that included University of Wisconsin slides by Mark Hill, Guri Sohi, Jim Smith, and David Wood.
- Slides enhanced by Milo Martin and Mark Hill with sources that included Profs. Asanovic, Falsafi, Hoe, Lipasti, Shen, Smith, Sohi, Vijaykumar, and Wood
- Slides re-enhanced by V. Puente of University of Cantabria